In this work, we propose a novel technique of fabricating germanium nanocrystal quasi-nonvolatile memory device. The device consists of a MOSFET with Ge charge-traps embedded within the gate dielectric. This trap-formation method provides for precise control of the thicknesses of the oxide layers which sandwich the charge-traps, via thermal oxidation. Memory devices with write/erase speed/voltage and retention time superior to previously reported nanocrystal memory devices were demonstrated.
Introduction
The Dynamic-Random-Access Memory (DRAM) is a major semiconductor product. The need for a large storage capacitor makes it difficult to scale the DRAM cell to higher storage density [1, 2] The Flash Electrically Erasable Programmable Read-Only Memory employs a more compact memory-cell structure and hence can be scaled more easily, but its relatively slow write and erase times limit its application [3] . Nonvolatility (10-year data-retention time), is ensured by making the tunneling oxide thicker than 7nm. For some flash memory cell designs, the write speed can be greatly improved by using the hot-electron injection programming mechanism. The erase speed is however limited by the low tunneling current through the relatively thick tunneling oxide, so that erase times remain in the millisecond range [4] .
Recently, single-transistor memory-cell structures with very thin tunnel oxide to increase write/erase speed at the expense of retention time were introduced [5, 6] . Nanocrystal or nitride charge-storage sites embedded within the gate dielectric were proposed and demonstrated. In both cases, retention time longer than expected from floating gate device were observed for such thin oxides. The possibility of a charge-storage memory device which exceeds the performance limits of a conventional floatinggate device has attracted a great deal of interest and is spurring rapid progress in this area.
Quasi-nonvolatile MOS memory devices employing silicon, germanium or tin nanocrystal charge-storage sites produced by ion implantation into the gate oxide, as well as oxide-nitride-oxide (ONO) memory devices, have been demonstrated in recent studies [5, 8, 9] . Devices with embedded silicon or germanium nanocrystals fabricated using ion implantation exhibited superior data-retention characteristics as compared with conventional floatinggate devices. Limitations of the ion implantation technique place a lower limit on the top control-oxide thickness. In addition, ion implantation can compromise the integrity of the control oxide. In this study, a new, novel technique for creating germanium charge-trap sites within the gate dielectric of a MOSFET is demonstrated. The top oxide, charge-trap sites, and the tunneling oxide are formed through the sequential thermal oxidation of Si 1-x Ge x at various temperatures. The resulting memory device exhibits fast WRITE/ERASE speed, long data retention time and superior endurance with non-destructive read.
Device Fabrication
The schematic cross-section of a new charge-trap-based quasi-nonvolatile memory device is shown in Figure 1 .
Poly Si Gate
Source Drain Thermal Oxide Substrate Germanium Nanocrystals The single-transistor memory structure can be fabricated using conventional wafer-processing techniques. A novel method of forming the gate-dielectric stack consisting of an top layer of control oxide, a middle oxide layer with embedded germanium nanocrystals, and a bottom layer of tunneling oxide is illustrated in Figure 2 . This technique provides excellent thickness control for the top and bottom oxide layers which sandwich the nanocrystals. A thin epitaxial layer of Si 1-x Ge x is first formed on the surface of a Si wafer by ion implantation and subsequent hightemperature wet oxidation, which causes the implanted Ge atoms to pile up at the Si/SiO 2 interface (due to Ge segregation out of the growing oxide under these oxidation conditions).
After the high-temperature oxide film is removed, the top oxide layer is grown at 800 o C in dry O 2 ; under these conditions, Ge is not incorporated into the growing oxide. Next, a Si 1-x Ge x O 2 layer is grown at 650 o C in a wet ambient, in order to incorporate the Ge into the gatedielectric stack. Finally, the tunneling oxide is grown at 800 o C in dry O 2 , and a high temperature (900 o C) annealing step is employed to cause the Ge within the oxide to precipitate and form nanocrystals.
A cross-sectional transmission electron micrograph of a gate-dielectric stack formed by this new technique is shown in Figure 3 . Ge nanocrystals of size ranging from 50 to 100Å in diameter are clearly seen in this sample, which was fabricated with a relatively high Ge implant dose. Memory devices were fabricated with lower Ge implant doses, in order to be compatible with thin oxides and smooth interfaces. The size of the Ge nanocrystals in memory devices is estimated to be less than 30Å. A small amount of Ge remains at the Si/SiO2 interface, creating trap states and thereby degrading the transistor performance. In order to improve the quality of this interface, nitrogen implantation followed by hightemperature annealing was employed to passivate the Ge. Significantly improved capacitance-vs.-voltage characteristics were achieved in this manner.
Device Characteristics
The transfer characteristics of the Ge nanocrystal memory device are shown in Figure 4 . It can be seen that the transistor threshold voltage shifts 0.4V after a +4V, 100ns write pulse. The threshold-voltage shift, ∆Vt is given by the following expression:
where the d is the distance between the trapped charge and the gate electrode, and Q t in the areal density of trapped charge ( residing on the Ge nanocrystals ) in the gate dielectric. Using d=30Å, ∆Vt =0.4V , the number of electrons trapped in the Ge nanocrystals was estimated to be 3.5x10 12 cm -2 . Due to Coulomb Blockade effect , probably only one electron was trapped in each Ge nanocrystal; hence, the size of the nanocrystal was estimated to be less than 25Å.
The write characteristics for transistors with various germanium dose are shown in Figure 5 . The threshold voltage saturates as the write voltage increases. Higher dose of germanium did not increase the threshold window. A higher germanium dose instead increases the bottom oxide thickness caused by the known enhancement of silicon oxidation rate due to the present of more germanium. As a result, a higher write voltage is required. At 1x10 15 cm -2 dose, the bottom oxide become thicker than the top oxide, germanium nanocrystal can lose electron through the top oxide instead. This causes a negative shift in the threshold voltage of the device as shown in Figure 5 . Number of Cycle Figure 7 The endurance of the cell is tested with +4/-4V write and erase pulse. The transistor shows no degradation before 1x10 9 W/E cycles. The programming characteristic of the Ge nanocrystal memory device is shown in Figure 6 , for various write/erase voltages. ∆Vt saturates as the write time increases and also as the write voltage increases. This is because there is a finite number of charge-storage nodes provided by Ge nanocrystals and each node accepts no more than one electron under the testing condition. The device shows symmetrical write and erase characteristics. The erase time of less than 50ns is the fastest speed ever reported for a nanocrystal memory device.
The endurance of the Ge nanocrystal memory device cell was tested using +4/-4 write and erase voltage in 100ns pulse width. Figure 7 shows the endurance to be better than 10 9 write/erase cycles, with negligible degradation in transistor current-vs.-voltage characteristics even after 10 9 write/erase cycles in Figure 8 . In Figure 9 , the device shows no significant change in the programmed state when it is retaining charges for over 1000 minutes. The data-retention characteristics of the device after 10 9 write/erase cycles are shown in Figure  10 . Less than 5% reduction in the threshold voltage window was observed after 10 5 seconds. Hence, this memory device has a data-retention time longer than 1 day.
Conclusion
A novel technique of fabricating Ge nanocrystal quasinonvolatile memory device was developed. It has excellent flexibility in oxide thickness control and has produced devices with write speed/voltage and retention time superior to previous nanocrystal device.
